 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DS1045 DS1045 4-Bit Dual Programmable Delay Line FEATURES PIN ASSIGNMENT IN VCC EA A0 A1 A2 A3 GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VCC EB OUTB IN B0 B1 B2 B3 OUTA VCC EA A0 A1 A2 A3 GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VCC EB OUTB B0 B1 B2 B3 OUTA * All-silicon time delay * Two programmable outputs from a single input produce output-to-output delays between 9 and 84 ns depending on device type * Programmable via four input pins * Programmable increments of 2 to 5 ns with a minimum of 9 ns and a maximum of 84 ns * Output pulse is a reproduction of input pulse after delay with both leading and trailing edge accuracy * Standard 16-pin DIP or surface mount 16-pin SOIC * Auto-insertable * Low-power CMOS design is TTL-compatible DS1045 16-PIN DIP See Mech. Drawings Section DS1045S 16-PIN SOIC (300 MIL) See Mech. Drawings Section PIN DESCRIPTION IN OUTA, OUTB A0-A3 B0-B3 EA, EB VCC GND - - - - - - - Delay Line Input Delay Line Outputs Parallel Program Inputs for OUT1 Parallel Program Inputs for OUT2 Enable A and B Inputs +5 Volt Input Ground DESCRIPTION The DS1045 is a programmable silicon delay line having one input and two 4-bit programmable delay outputs. Each 4-bit programmable output offers the user 16 possible delay values to select from, starting with a minimum inherent DS1045 delay of 9 ns and a maximum achievable delay in the standard DS1045 family of 84 ns. The standard DS1045 product line provides the user with four devices having uniform delay increments of 2, 3, 4, and 5 ns depending on the device. Table 1 presents standard device family and delay capability. Additionally, custom delay increments are available for special order through Dallas Semiconductor. The DS1045 is TTL and CMOS-compatible and capable of driving ten 74LS-type loads. The output produced by the DS1045 is both rising and falling edge precise. The DS1045 programmable silicon delay line has been designed as a reliable, economic alternative to hybrid programmable delay lines. It is offered in a standard 16-pin auto-insertable DIP and a space-saving surface mount 16-pin SOIC package. 021798 1/6 DS1045 PARALLEL PROGRAMMING Parallel programming of the DS1045 is accomplished via the set of parallel inputs A0-A3 and B0-B3 as shown in Figure 1. Parallel input A0-A3 and B0-B3 accept TTL levels and are used to set the delay values of outputs OUTA and OUTB, respectively. Sixteen possible delay values between the minimum 9 ns delay and the maximum delay of the DS1045-x device version can be selected using the parallel programming inputs A0-A3 or B0-B3 (see Table 2, "Delay vs. Programmed Input"). For example, the DS1045-3 outputs OUTA or OUTB and can be programmed to produce 16 possible delays between the 9 ns (minimum) and the 54 ns (maximum) in 3 ns increment levels. For applications that do not require frequent reprogramming, the parallel inputs can be set using fixed logic lev- els, as would be produced by jumpers, DIP switches, or TTL levels as produced by computer systems. Maximum flexibility in parallel programming can be achieved when inputs are set by computer-generated data. By using the enable input pins for each respective programmed output and observing the input setup (tDSE) and hold time (tDHE) requirements, data can be latched on an 8-bit bus. If the enable pins, EA and EB, are not used to latch data, they should be set to a logic level 1. After each change in the programmed delay value, a settling time (tEDV) or (tPDV) is required before the delayed output signal is reliably produced. Since the DS1045 is a CMOS design, undefined input pins should be connected to well defined logic levels and not left floating. PART NUMBER TABLE Table 1 PART NUMBER DS1045-2 DS1045-3 DS1045-4 DS1045-5 STEP ZERO DELAY 9 1 ns 9 1 ns 9 1 ns 9 1 ns MAX DELAY TIME 39 ns 54 ns 69 ns 84 ns MAX DELAY TOLERANCE 1.8 ns 2.5 ns 3.3 ns 4.1 ns NOTE: Additional delay step times are available from Dallas Semiconductor by special order. Consult factory for availability. BLOCK DIAGRAM Figure 1 EB SELECT - MULTIPLEXER B B0, B1, B2, B3 OUTB IN 0 1 2 13 14 15 EA SELECT - MULTIPLEXER A A0, A1, A2, A3 OUTA 021798 2/6 DS1045 DELAY VS. PROGRAMMED VALUE Table 2 PART NUMBER DS1045-2 DS1045-3 DS1045-4 DS1045-5 9 9 9 9 11 12 13 14 13 15 17 19 15 18 21 24 17 21 25 29 19 24 29 34 OUTPUT DELAY VALUE 21 27 33 39 23 30 37 44 25 33 41 49 27 36 45 54 29 39 49 59 31 42 53 64 33 45 57 69 35 48 61 74 37 51 65 79 39 54 69 84 PROGRAM VALUES FOR EACH DELAY VALUE A0 OR B0 A1 OR B1 A2 OR B2 A3 OR B3 0 0 0 0 1 0 0 0 0 1 0 0 1 1 0 0 0 0 1 0 1 0 1 0 0 1 1 0 1 1 1 0 0 0 0 1 1 0 0 1 0 1 0 1 1 1 0 1 0 0 1 1 1 0 1 1 0 1 1 1 1 1 1 1 DS1045 TEST CIRCUIT Figure 2 Z o + 50W DUT DS1045 PULSE GENERATOR IN OUTA OUTB TIME INTERVAL COUNTER Z o + 50W A0 - A3 B0 - B3 COMPUTER IEEE 488 BUS NOTE: BOTH OUTPUTS ARE TESTED IN THE SAME MANNER. 74F04 TEST SETUP DESCRIPTION Figure 2 illustrates the hardware configuration used for measuring the timing parameters of the DS1045. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20 ps resolution) connected to the output. The DS1045 parallel inputs are controlled by an interface to a central computer. All measurements are fully automated with each instrument controlled by the computer over an IEEE 488 bus. 021798 3/6 DS1045 ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature Short Circuit Output Current -1.0V to +7.0V 0C to 70C -55C to +125C 250C for 10 seconds 50 mA for 1 second * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. DC ELECTRICAL CHARACTERISTICS PARAMETER Supply Voltage Input Logic 1 Input Logic 0 Input Leakage Active Current Logic 1 Output Current Logic 0 Output Current SYMBOL VCC VIH VIL II ICC IOH IOL 0 < VI < VCC VCC=5.25V PERIOD=1 s VCC = 4.75V VOH = 4.0V VCC = 4.75V VOL = 0.5V 8 TEST CONDITION MIN 4.75 2.2 -0.5 -1.0 TYP 5.0 MAX 5.25 VCC + 0.5 0.8 +1.0 35.0 -1.0 V V (0C to 70C) UNITS NOTES 1 1 1 mA A mA mA mA AC ELECTRICAL CHARACTERISTICS PARAMETER Period Pulse Width Input to Output Delay Parallel Input Change to Delay Invalid Parallel Input Valid to Delay Valid Enable Width Data Setup to Enable Data Hold from Enable Enable to Delay Invalid Enable to Delay Valid SYMBOL tPERIOD tWI tPLH, tPHL tPDX tPDV tEW tDSE tDHE tEDX tEDV 15 10 0 5 15 0 10 MIN 4 x tWI 100% of output delay size Table 1 TYP (0C to 70C; VCC 5V + 5%) MAX UNITS ns NOTES 2 ns ns ns ns ns ns ns CAPACITANCE PARAMETER Input Capacitance SYMBOL CIN MIN TYP MAX 10 UNITS pF (TA = 25C) NOTES 021798 4/6 DS1045 TEST CONDITIONS TA = 25C 3C 5.0V 0.1V VCC = Input Pulse = 3.0V high to 0.0V low 0.1V Input Source Impedance = 50 ohms maximum Rise and fall times = 3.0 ns max. between 0.6V and 2.4V Pulse Width = 250 ns Period = 500 ns Output Load = 74F04 Measurement Point = 1.5V on inputs and outputs Output Load Capacitance = 15 pF NOTE: Above conditions are for test only and do not restrict the operation of the device under other data sheet conditions. TIMING DIAGRAM: NON-LATCHED PARALLEL MODE, EA, EB = VIH PARALLEL INPUTS A0-A3, B0-B3 PREVIOUS VALUE tPDX DELAY TIME PREVIOUS VALUE TIMING DIAGRAM: LATCHED PARALLEL MODE tEW ENABLE EA, EB tDSE PARALLEL INPUTS A0-A3, B0-B3 NEW VALUE tDHE DELAY TIME EEEEEEEEEEEE EEEEEEEEEEEE EEEEEEEEEEEEEEEEEEEEE E E EEEEEEEEEEEEEEEEEEEEE E E tEDX PREVIOUS VALUE EEEEEEE EEEEEEE EEEEEE EEEEEE tEDV NEW VALUE tPDV NEW VALUE NEW VALUE 021798 5/6 DS1045 TIMING DIAGRAM: DS1045 INPUTS TO OUTPUTS PERIOD tRISE VIH 2.4V 1.5V IN VIH 0.6V 2.4V 1.5V 0.6V 1.5V tFALL tWI tPHL tWI tPLH 1.5V OUT1, OUT2 1.5V TERMINOLOGY PERIOD: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse. tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the 1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V on the leading edge. tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the input pulse. tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the input pulse. tPLH (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input pulse and the 1.5V point on the leading edge of the output pulse. tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input pulse and the 1.5V point on the trailing edge of the output pulse. NOTES: 1. All voltages are referenced to ground. 2. @ VCC = 5V and 25C. Delay accurate on both rising and falling edges within tolerances given in Table 1. 021798 6/6 |
Price & Availability of DS1045
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |